论文信息 - FPGA Implementation of Systolic Sequence Alignment

FPGA Implementation of Systolic Sequence Alignment

This paper describes an implementation of a novel systolic array for sequence alignment on the SPLASH reconfigurable logic array. The systolic array operates in two phases. In the first phase, a sequence comparison array due to Lopresti [1] is used to compute a matrix of distances which is stored in local RAM. In the second phase, the stored distances are used by the alignment array to produce a binary encoding of the sequence alignment. Preliminary benchmarks show that the SPLASH implementation performs several orders of magnitude faster than implementation on supercomputers.

Daniel P. Lopresti | Dzung T. Hoang | D. Lopresti

[1] Christus,et al. A General Method Applicable to the Search for Similarities in the Amino Acid Sequence of Two Proteins , 2022 .

[2] Daniel P. Lopresti,et al. Building and using a highly parallel programmable logic array , 1991, Computer.

[3] Michael J. Fischer,et al. The String-to-String Correction Problem , 1974, JACM.

[4] B A Shapiro,et al. Detection of common motifs in RNA secondary structures. , 1989, Nucleic acids research.

[5] Dzung T. Hoang. A Systolic Array for the Sequence Alignment Problem , 1992 .

[6] Daniel P. Lopresti. Rapid implementation of a genetic sequence comparator using field-programmable logic arrays , 1991 .

[7] Bruce A. Shapiro,et al. An algorithm for comparing multiple RNA secondary structures , 1988, Comput. Appl. Biosci..