A deep sub-micron SRAM cell design and analysis methodology

This paper presents a comprehensive SRAM design and diagnosis methodology including optimization paradigms on cell stability test against power supply fluctuations, SRAM access time, bit line voltage switching, and static noise margin analysis of a SRAM cell.

[1]  James D. Meindl,et al.  A generic system simulator with novel on-chip cache and throughput models for gigascale integration , 1998 .

[2]  Hiroyuki Mizuno,et al.  Driving source-line cell architecture for sub-1-V high-speed low-power applications , 1996 .

[3]  M. Motoyoshi,et al.  A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 /spl mu/m generation and desirable for ultra high speed operation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  Masahiko Yoshimoto,et al.  Design consideration of a static memory cell , 1983 .

[5]  K. Itoh,et al.  A deep sub-V, single power-supply SRAM cell with multi-V/sub T/, boosted storage node and dynamic load , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[6]  A. Matsuzawa,et al.  A 0.8 V/100 MHz/sub-5 mW-operated mega-bit SRAM cell architecture with charge-recycle offset-source driving (OSD) scheme , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[7]  S.E. Schuster,et al.  Stability and SER analysis of static RAM cells , 1985, IEEE Transactions on Electron Devices.

[8]  Jinn-Shyan Wang,et al.  Low-power embedded SRAM macros with current-mode read/write operations , 1998, ISLPED '98.

[9]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[10]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).