Low-Cost Software-Based Self-Testing of RISC Processor Cores
暂无分享,去创建一个
[1] Janusz Rajski,et al. Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[2] Yervant Zorian,et al. Effective software self-test methodology for processor cores , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[3] Jian Shen,et al. Native mode functional test generation for processors with applications to self test and design validation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[4] Janak H. Patel,et al. Hierarchical test generation under architectural level functional constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Sujit Dey,et al. Embedded Software-Based Self-Test for Programmable Core-Based Designs , 2002, IEEE Des. Test Comput..
[6] Yervant Zorian,et al. Instruction-Based Self-Testing of Processor Cores , 2003, J. Electron. Test..
[7] Janusz Rajski,et al. Arithmetic Built-In Self-Test for Embedded Systems , 1997 .
[8] Christos A. Papachristou,et al. Instruction randomization self test for processor cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[9] Sujit Dey,et al. Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Giovanni Squillero,et al. On the test of microprocessor IP cores , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.