Varicap threshold logic

In this paper, a highly compact novel Threshold Logic (TL) Gate approach called "Varicap TL (VcTL)" is proposed and described. The novel feature of the design is in using variable MOSFET capacitances which reduces the area. The electrical analysis of this variable MOSFET capacitance is presented and its variability is explained. Varicap TL (VcTL) gate is created by using a latch type decision circuit topology. Parallel counter implementations of (7,3) in 0.13µm and 0.18µm technology are realized by using proposed Varicap TL based on Minnick TL Network. Comparison of these implementations with Boolean Logic (BL) based dynamic (7,3) counter is shown. VcTL approach in 0.13µm offers 41% smaller area which is a significant result of the approach and 27% higher speed and only 24% higher power consumption compared to BL realization in 0.13µm technology. The results also show VcTL's scalability. As VcTL is scaled from 0.18µm to 0.13µm, the speed is increased by 21%, the area is decreased by 33% and power by 37%.

[1]  Yusuf Leblebici,et al.  A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates , 1996 .

[2]  Derek Abbott,et al.  Area efficient, high speed parallel counter circuits using charge recycling threshold logic , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Said F. Al-Sarawi,et al.  Hybrid parallel counters - domino and threshold logic , 2004, IEEE Computer Society Annual Symposium on VLSI.

[4]  Earl E. Swartzlander,et al.  Reduced area multipliers , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[5]  Earl E. Swartzlander,et al.  Parallel counter implementation , 1992, [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems & Computers.

[6]  Valeriu Beiu,et al.  Review of Capacitive Threshold Gate Implementations , 2003, ICANN.

[7]  Valeriu Beiu,et al.  Differential implementations of threshold logic gates , 2003, Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on.

[8]  Derek Abbott,et al.  Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach , 2004, IEEE Computer Society Annual Symposium on VLSI.

[9]  Valeriu Beiu,et al.  VLSI implementations of threshold logic-a comprehensive survey , 2003, IEEE Trans. Neural Networks.

[10]  Yusuf Leblebici,et al.  A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.

[11]  Earl E. Swartzlander,et al.  Analysis of column compression multipliers , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.