Design and thermo-mechanical analysis of a Dimple-Array Interconnect technique for power semiconductor devices

A simple wireless-bond interconnect technique, termed Dimple-Array Interconnect (DAI) technique for packaging power devices and modules is presented in this paper. Electrical connections onto the devices are established by soldering arrays of dimples pre-formed on a metal sheet. Preliminary electrical and thermomechanical modeling results on a prototype DAI power module demonstrated potential advantages of this technique to include reduced parasitic noises, improved thermo-mechanical reliability, as well as lowered processing complexity.

[1]  B. Z. Hong,et al.  Integrated flow-thermomechanical and reliability analysis of a densely packed C4/CBGA assembly , 1998, ITherm'98. Sixth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.98CH36208).

[2]  G. Lu,et al.  A Dimple-Array Interconnect Technique for Power Semiconductor Devices , 2001 .

[3]  Pradeep Lall,et al.  Influence of Temperature on Microelectronics and System Reliability : A Physics of Failure Approach , 2020 .

[4]  A. Bindra.  BGA MOSFETS KEEP THEIR COOL AT HIGH POWER LEVELS , 1999 .

[5]  Ryohei Satoh,et al.  Thermal fatigue life of Pb-Sn alloy interconnections , 1991 .

[6]  T. Hauck,et al.  Flip chip die attach development for multichip mechatronics power packages , 2001 .

[7]  Guo-Quan Lu,et al.  Finite-element modeling of thermal and thermomechanical behavior for three-dimensional packaging of power electronics modules , 2000, ITHERM 2000. The Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.00CH37069).

[8]  M. Mukai,et al.  Thermal Fatigue Life Prediction Of Solder Joints Using Stress Analysis , 1997, IEMT/IMC Symposium, 1st [Joint International Electronic Manufacturing Symposium and the International Microelectronics Conference].

[9]  Guo-Quan Lu,et al.  Chip-scale packaging of power devices and its application in integrated power electronics modules , 2000, ECTC 2000.

[10]  A. C. Strap.  MOSFETs break out of the shackles of wirebonding , 1999 .

[11]  P. Mannion.  Cool 90%-efficient converter delivers 30 A at 3.3 V , 1999 .

[12]  A. Bindra,et al.  INNOVATIVE PACKAGES MAXIMIZE MOSFETS' THERMAL PERFORMANCE , 1999 .

[13]  Kun Xing.  Modeling, Analysis, and Design of Distributed Power Electronics System Based on Building Block Concept , 1999 .

[14]  R. Fillion,et al.  High frequency, low cost, power packaging using thin film power overlay technology , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[15]  Mustansir H. Kheraluwala,et al.  A new power module packaging technology for enhanced thermal performance , 2000, ITHERM 2000. The Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.00CH37069).