Design of a 26GHz Phase-Locked Frequency Synthesizer in 0.13um CMOS

A 26GHz Phase-Locked Frequency Synthesizer in 0.13um CMOS process is designed. This frequency synthesizer generates quadrature outputs at 26GHz. The PLL utilizing a QVCO with tuning range from 23.75GHz to 28.25GHz can be locked from 24GHz to 28GHz. The power consumption of the circuit is 34mW with a power supply of 1.2V. The phase noise of the QVCO is -95dBc/Hz at 1MHz offset and the Q-mismatch is 1.7°. Circuits are simulated by Cadence Spectre in 0.13μm Standard CMOS Process.

[1]  B.A. Bloechel,et al.  64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Shen-Iuan Liu,et al.  A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13- $\mu$m CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[3]  F. Jain,et al.  A low jitter 5.3-GHz 0.18-/spl mu/m CMOS PLL based frequency synthesizer , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[4]  Gordon W. Roberts,et al.  A distributed synchronized clocking method , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Chih-Sheng Chang,et al.  A 114GHz VCO in 0.13 /spl mu/m CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..