A systematic method to classify scan cells

A scan cell (S-cell) is a basic storage unit for a scan-based sequential circuit. Depending on different requirements on the circuit under test, many design variations of S-cells exist. In this paper a systematic method to classify all practical S-cells is presented. Based on a novel graph representation and a set of design criteria, we find that all practical S-cells can be classified into 19 schematic structures which can be further divided into 66 different substructures. Among all of these substructures less than 10 have been previously identified and used.<<ETX>>

[1]  Dilip Bhavsar,et al.  A New Economical Implementation for Scannable Flip-Flops in MOS , 1986, IEEE Design & Test of Computers.

[2]  Toshihiro Arima,et al.  Test generation systems in Japan , 1975, DAC '75.

[3]  B. I. Dervisoglu.  Using scan technology for debug and diagnostics in a workstation environment , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[5]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[6]  Melvin A. Breuer,et al.  Digital Systems Testing and Design for Testability , 1990 .

[7]  M. Ray Mercer,et al.  A method of delay fault test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[8]  S. Funatsu,et al.  Scan design at NEC , 1989, IEEE Design & Test of Computers.