A 27.6 µW 315 MHz low-complexity OOK receiver with on-off RF front-end

[1]  Takashi Morie,et al.  An ultra-low-power 2-step wake-up receiver for IEEE 802.15.4g wireless sensor networks , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  Zhuan Ye,et al.  An FPGA Based All-Digital Transmitter with Radio Frequency Output for Software Defined Radio , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[3]  L. Koushaeian,et al.  An ultra low power digital receiver architecture for biomedical applications , 2011, 2011 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[4]  R. van Langevelde,et al.  An ultra-low-power 868/915 MHz RF transceiver for wireless sensor network applications , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Hideharu Amano,et al.  A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14µA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology , 2014, 2014 IEEE COOL Chips XVII.

[6]  S. Gambini,et al.  A 52 $\mu$ W Wake-Up Receiver With $-$ 72 dBm Sensitivity Using an Uncertain-IF Architecture , 2009, IEEE Journal of Solid-State Circuits.

[7]  S Shashidharan,et al.  A CMOS Low-Power Transceiver With Reconfigurable Antenna Interface for Medical Implant Applications , 2011, IEEE Transactions on Microwave Theory and Techniques.

[8]  Mohamad Sawan,et al.  Frequency-to-amplitude converter based FSK receiver for ultra-low power transceivers , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[9]  Kazunori Watanabe,et al.  An all 0.5V, 1Mbps, 315MHz OOK transceiver with 38-µW career-frequency-free intermittent sampling receiver and 52-µW class-F transmitter in 40-nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).