Broadband 65nm CMOS SOI LNA for a 100Gbit/s fiber-optic SCM transceiver

The suitability of the ST Microelectronics 65nm CMOS LP SOI process on HR substrate for a 100Gbit/s fiber-optic SCM transceiver LNA is examined in this paper. A broadband single stage and three stage LNA, using requirements derived from system simulations, were designed with bandwidths from 2GHz to 40GHz and 2GHz to 26GHz at gains of 5dB and 15dB respectively. A noise figure of ~5-7dB was obtained. Although the LNA noise figure is not as good, when compared to LNAs designed using other semiconductor technologies, it is still sufficient to be considered for the application, and has the advantage that it can be integrated with complex digital and analog baseband CMOS circuits.

[1]  M.M. Pelella,et al.  Floating body effects in partially-depleted SOI CMOS circuits , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[2]  J.-O. Plouchart,et al.  Scalability of SOI CMOS technology and circuit to millimeter wave performance , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[3]  D. Belot,et al.  (INVITED) Deep-submicron digital CMOS potentialities for millimeter-wave applications , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  A. Siligaris,et al.  A new empirical nonlinear model for sub-250 nm channel MOSFET , 2003, IEEE Microwave and Wireless Components Letters.

[5]  H. Jacobsson,et al.  A 5-25 GHz high linearity, low-noise CMOS amplifier , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Denis Flandre,et al.  Substrate crosstalk reduction using SOI technology , 1997 .

[7]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[8]  R. Hui,et al.  Subcarrier multiplexing for high-speed optical transmission , 2002 .