论文信息 - Software-Defined Dependable Computing for Spacecraft

Software-Defined Dependable Computing for Spacecraft

In this contribution, we provide insights on the practical feasibility, effectiveness, and validation of a software-based fault-tolerance architecture we developed for use aboard small satellites. We exploit thread-level coarse-grain lockstep to facilitate forward-error-correction and assures computational correctness on an FPGA-based MPSoC. It can be implemented using standard open-source and FPGA design tools, requires only standard COTS components, and is processor architecture and operating system agnostic.

[1] Olaf Spinczyk,et al. FAIL*: An Open and Versatile Fault-Injection Framework for the Assessment of Software-Implemented Hardware Fault Tolerance , 2015, 2015 11th European Dependable Computing Conference (EDCC).

[2] Erik van der Kouwe,et al. Dynamic Fault Tolerance Through Resource Pooling , 2018, 2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[3] J. R. Schwank,et al. Radiation Hardness Assurance Testing of Microelectronic Devices and Integrated Circuits: Radiation Environments, Physical Mechanisms, and Foundations for Hardness Assurance , 2013, IEEE Transactions on Nuclear Science.

[4] Aske Plaat,et al. Bringing Fault-Tolerant GigaHertz-Computing to Space: A Multi-stage Software-Side Fault-Tolerance Approach for Miniaturized Spacecraft , 2017, 2017 IEEE 26th Asian Test Symposium (ATS).

[5] Domenico Cotroneo,et al. Assessing Dependability with Software Fault Injection , 2016, ACM Comput. Surv..

[6] Andréas Johansson,et al. Robustness evaluation of operating systems , 2008 .

[7] Gary Crum,et al. Adapting the reconfigurable spacecube processing system for multiple mission applications , 2014, 2014 IEEE Aerospace Conference.

[8] Nermin Kajtazovic,et al. FIES: A Fault Injection Framework for the Evaluation of Self-Tests for COTS-Based Safety-Critical Systems , 2014, 2014 15th International Microprocessor Test and Verification Workshop.