A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode
暂无分享,去创建一个
Cong-Kha Pham | Kimiyoshi Usami | Hideharu Amano | Nobuyuki Sugii | Koichiro Ishibashi | Shiro Kamohara | Kazutoshi Kobayashi
[1] T. Hattori,et al. Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.
[2] Hideharu Amano,et al. A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14µA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology , 2014, 2014 IEEE COOL Chips XVII.
[3] David Blaauw,et al. Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[4] Hideharu Amano,et al. Body bias control for a coarse grained reconfigurable accelerator implemented with Silicon on Thin BOX technology , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).
[5] Y. Maki,et al. Low Power SOC Design Using Partial-Trench-Isolation ABC SOI (PTI-ABC SOI) for Sub-100-nm LSTP Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[6] T. Iwamatsu,et al. Design consideration of 0.4V-operation SOTB MOSFET for super low power application , 2011, 2011 International Meeting for Future of Electron Devices.
[7] Yasuhiro Ogasahara,et al. SOTB Implementation of a Field Programmable Gate Array with Fine-Grained Vt Programmability , 2014 .
[8] Nobuyuki Sugii,et al. Ultralow-Power SOTB CMOS Technology Operating Down to 0.4 V , 2014 .
[9] Okanishi Shinobu,et al. Ultralow-Voltage Operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM Down to 0.37 V Utilizing Adaptive Back Bias , 2014 .
[10] Cong-Kha Pham,et al. A 44μW/10MHz minimum power operation of 50K logic gate using 65nm SOTB devices with back gate control , 2013, 2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).