Analyze the behavior model based on Verilog-A for Sallen-Key low-pass filter

To design an analog circuit, most designers analyze the circuit performance using Hspice. However, if the circuit scale is large, it will consume a lot of time to finish the simulations. In this paper, the behavior model of a Sallen-Key low-pass filter is analyzed based on Verilog-A. The behavior model has been applied to simulate the cutoff frequency and the total output noise. The error of simulation results from Verilog-A is less that 4% compared to the results from Hspice. Moreover, Verilog-A simulate the results in less computation time compared with Hspice.

[1]  George S. Moschytz,et al.  Fundamental frequency limitations in current-mode Sallen-Key filters , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[2]  I. Miller,et al.  Verilog-A and Verilog-AMS provides a new dimension in modeling and simulation , 2000, Proceedings of the 2000 Third IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.00TH8474).

[3]  I. Miller,et al.  Analog design with Verilog-A , 1997, Proceedings of Meeting on Verilog HDL (IVC/VIUF'97).

[4]  Michael Peter Kennedy,et al.  Behavioral modeling of charge pump phase locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).