Standard cell library characterization for FinFET transistors using BSIM-CMG models

In order to suppress the short channel effects and improve the scalability of transistors, FinFET devices have been proposed and increasingly adopted as successor of the conventional bulk CMOS. In this paper, we describe the characterization of a standard cell library based on FinFET, using the Predictive Technology Model (PTM) and BSIM-CMG models recently made available. RTL synthesis and HSPICE simulation results are presented to verify the correctness of the library, and performance is compared against conventional planar CMOS technology.

[1]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[2]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[3]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[4]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[5]  Alireza Shafaei,et al.  5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[6]  Ali M. Niknejad,et al.  BSIM—SPICE Models Enable FinFET and UTB IC Designs , 2013, IEEE Access.

[7]  Erdal Oruklu,et al.  Performance evaluation of FinFET pass-transistor full adders with BSIM-CMG model , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[8]  K. Roy,et al.  Design space exploration of FinFETs in sub-10nm technologies for energy-efficient near-threshold circuits , 2013, 71st Device Research Conference.

[9]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[10]  Paul D. Franzon,et al.  FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).

[11]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.