Parameterized FPGA-based architecture for parallel 1-D filtering algorithms

Parallel 1-D signal filtering algorithm is implemented as a parameterized efficient FPGA-based architecture using Xilinx System Generator. The implemented algorithm is a linear indirect filters achieved by a parallel FFT/point-by-point complex inner product/ IFFT convolution unit array. The implemented architecture manifests a 38 % higher performance per Watt at maximum frequency. The parameterized implementation provides rapid system-level FPGA prototyping and operating frequency portability. Consequently, the results are obtained independent of the two targeted Virtex-6 FPGA boards, namely xc6vlX240Tl–1lff1759 and xc6vlX130Tl–1lff1156, to achieve lower power consumption of (1.6 W) and down to (0.99 W) respectively at a maximum frequency of up to (216 MHz). A case study of real-time speech filtering shows excellent performance results of power consumption down to (0.99W) at maximum frequency of up to (216 MHz).

[1]  K. R. Nataraj,et al.  Development of Algorithm, Architecture and FPGA Implementation of Demodulator for Processing Satellite Data Communication , 2009 .

[2]  Alexandre Yakovlev,et al.  Performance efficient FPGA implementation of parallel 2-D MRI image filtering algorithms using Xilinx system generator , 2010, 2010 7th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP 2010).

[3]  Mirko van der Baan,et al.  Implementation of 2D explicit depth extrapolation FIR digital filters for 3D seismic volumes using singular value decomposition , 2010 .

[4]  Erdal Oruklu,et al.  Dynamically Reconfigurable Architecture Design for Ultrasonic Imaging , 2009, IEEE Transactions on Instrumentation and Measurement.

[5]  Mike Darnell,et al.  A New Architecture For Radix-2 New Mersenne Number Transform , 2006, 2006 IEEE International Conference on Communications.

[6]  Robert W. Brodersen,et al.  Design and applications of a reconfigurable computing system for high performance digital signal processing , 2005 .

[7]  H. GholamHosseini,et al.  A High Speed Vision System for Robots Using FPGA Technology , 2008, 2008 15th International Conference on Mechatronics and Machine Vision in Practice.

[8]  Hamid Sarbazi-Azad,et al.  Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression , 2005, Comput. Electr. Eng..

[9]  Abbes Amira,et al.  FPGA implementations of fast fourier transforms for real-time signal and image processing , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[10]  Said Boussakta,et al.  Pipeline Architectures for Radix-2 New Mersenne Number Transform , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Patrick Degenaar,et al.  Parallelism to reduce power consumption on FPGA spatiotemporal image processing , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[12]  Abbes Amira,et al.  FPGA implementations of fast Fourier transforms for real-time signal and image processing , 2005 .

[13]  H. Loukil,et al.  Hardware architecture for H.264/AVC deblocking filter algorithm , 2009, 2009 6th International Multi-Conference on Systems, Signals and Devices.

[14]  Mirko van der Baan,et al.  Designing stable extrapolators for explicit depth extrapolation of 2D and 3D wavefields using projections onto convex sets , 2009 .

[15]  Carlos Perez-Vidal,et al.  Parallelized and pipelined hardware implementation of computationally expensive prediction filters , 2009 .

[16]  Carlos Pérez-Vidal,et al.  Parallelized and pipelined hardware implementation of computationally expensive prediction filters , 2009, Concurr. Comput. Pract. Exp..