论文信息 - A Microprocessor for Speech Recognition

A Microprocessor for Speech Recognition

A new single-chip microprocessor for speech recognition, the SRP, has been developed, utilizing a multiprocessor architecture and a pipelined structure. It can recognize up to 340 isolated words or 40 connected words in real time. The SRP contains a vector distance calculator, a DP-equation calculator, and an I/O controller operating in a pipelined manner. Algorithm variations and operation parameters are user programmable, and the total size of the SRP program for a typical speech recognition system is about 700 words. The device has been fabricated with n-channel Si-gate E/D MOS technology with 2.5 μm design rules and employs 7296 three-transistor dynamic RAM cells for a total of more than 40 000 transistors.

[1] C. Myers,et al. A level building dynamic time warping algorithm for connected word recognition , 1981 .

[2] Aaron E. Rosenberg,et al. Speaker-independent recognition of isolated words using clustering techniques , 1979 .

[3] Aaron E. Rosenberg,et al. Speaker independent recognition of isolated words using clustering techniques , 1979, ICASSP.

[4] S. Chiba,et al. Dynamic programming algorithm optimization for spoken word recognition , 1978 .

[5] M. Watari,et al. A speech recognition processor , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6] Hiroaki Sakoe,et al. A microprocessor for speech recognition , 1983, ICASSP.

[7] H. Sakoe,et al. Two-level DP-matching--A dynamic programming-based pattern matching algorithm for connected word recognition , 1979 .

[8] H. Sakoe. A Generalized Two-Level DP-Matching Algorithm for Continuous Speech Recognition , 1982 .