Hardware implementation of LDPC decoders
暂无分享,去创建一个
[1] Zhongfeng Wang,et al. A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[2] Zhongfeng Wang,et al. Flexible LDPC Decoder Design for Multigigabit-per-Second Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Sun Song,et al. A Pipelining Hardware Implementation of H.264 Based on FPGA , 2010, 2010 International Conference on Intelligent Computation Technology and Automation.
[4] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] V. Mahalingam,et al. Low complexity soft decision circuit for LDPC decoders , 2011, CLEO: 2011 - Laser Science to Photonic Applications.
[6] François Charot,et al. A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.
[7] Frédéric Amiel,et al. FPGA vs. ASIC for low power applications , 2006, Microelectron. J..
[8] Yeong-Luh Ueng,et al. A low-complexity LDPC decoder architecture for WiMAX applications , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.
[9] Zhongfeng Wang,et al. High-Throughput Layered LDPC Decoding Architecture , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Syed Mahfuzul Aziz,et al. FPGA architecture for object extraction in Wireless Multimedia Sensor Network , 2011, 2011 Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing.
[11] Syed Mahfuzul Aziz,et al. Implementation of Low Density Parity Check Decoders using a New High Level Design Methodology , 2010, J. Comput..
[12] Paul Fortier,et al. FPGA Implementation of LDPC Decoders Based on Joint Row-column Decoding Algorithm , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[13] Xiao Peng,et al. A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).
[14] Vikram Arkalgud Chandrasetty,et al. A novel dual processing architecture for implementation of motion estimation unit of H.264 AVC on FPGA , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.
[15] Zhongfeng Wang,et al. A High-Throughput LDPC Decoder Architecture With Rate Compatibility , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Daniel J. Costello,et al. LDPC block and convolutional codes based on circulant matrices , 2004, IEEE Transactions on Information Theory.
[17] W.J. Gross,et al. Stochastic Implementation of LDPC Decoders , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..
[18] Venkat Anantharam,et al. Iterative decoder architectures , 2003, IEEE Commun. Mag..
[19] Dariush Divsalar,et al. Low-rate LDPC codes with simple protograph structure , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..
[20] Teodor B. Iliev,et al. Application and Evaluation of the LDPC Codes for the Next Generation Communication Systems , 2008 .
[21] Xinmiao Zhang,et al. Partial-parallel decoder architecture for quasi-cyclic non-binary LDPC codes , 2010, 2010 IEEE International Conference on Acoustics, Speech and Signal Processing.
[22] Shu Lin,et al. QSN—A Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[23] Tao Xiaofeng,et al. A 223Mbps FPGA Implementation of (10240, 5120) Irregular Structured Low Density Parity Check Decoder , 2008, VTC Spring 2008 - IEEE Vehicular Technology Conference.
[24] Shie Mannor,et al. Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.
[25] Shyh-Jye Jou,et al. An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.
[26] Alan N. Willson,et al. A flexible decoder IC for WiMAX QC-LDPC codes , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[27] Nozomu Togawa,et al. Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm , 2005, 2005 International Conference on Computer Design.
[28] Xinmiao Zhang,et al. Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[29] Vikram Arkalgud Chandrasetty,et al. FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message Passing Algorithm , 2011, J. Networks.
[30] Borivoje Nikolic,et al. LDPC decoder architecture for high-data rate personal-area networks , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[31] In-Cheol Park,et al. QC-LDPC Decoding Architecture based on Stride Scheduling , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[32] Hong Ding,et al. Design and Implementation for High Speed LDPC Decoder with Layered Decoding , 2009, 2009 WRI International Conference on Communications and Mobile Computing.
[33] Ning Chen,et al. Memory Efficient Decoder Architectures for Quasi-Cyclic LDPC Codes , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[34] Mohammed Atiquzzaman,et al. VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax , 2007, 2007 IEEE International Conference on Communications.
[35] Shie Mannor,et al. An Area-Efficient FPGA-Based Architecture for Fully-Parallel Stochastic LDPC Decoding , 2007, 2007 IEEE Workshop on Signal Processing Systems.
[36] Stephen G. Wilson,et al. Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.
[37] Vikram Arkalgud Chandrasetty,et al. FPGA Implementation of High Performance LDPC Decoder Using Modified 2-Bit Min-Sum Algorithm , 2010, 2010 Second International Conference on Computer Research and Development.