Configurable Multi-Rate Decoder Architecture for QC-LDPC Codes Based Broadband Broadcasting System

In this paper we present a Base-matrix based decoder architecture for multi-rate QC-LDPC codes proposed in broadband broadcasting system. We use the Modified Min-Sum Algorithm (MMSA) as the decoding algorithm in this architecture, which lowers the complexity of the LDPC decoder while keeping almost the same performance or even better. Based on this algorithm, we designed a novel check node processing unit to reduce the complexity of the decoder and facilitate the multiplex of the processing units. The decoder designed with hardware constraints is not only scalable in throughput, but also easily configurable to support different QC-LDPC codes flexible in code rate and code length.

[1]  Jun Sun,et al.  An Introduction of the Chinese DTTB Standard and Analysis of the PN595 Working Modes , 2007, IEEE Transactions on Broadcasting.

[2]  Tong Zhang,et al.  Joint (3,k)-regular LDPC code and decoder/encoder design , 2004, IEEE Transactions on Signal Processing.

[3]  Yiyan Wu,et al.  Overview of Digital Television Development Worldwide , 2006, Proceedings of the IEEE.

[4]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[5]  Jing Li,et al.  Quantization and quantization sensitivity of soft-output product codes for fast-speed applications , 2004, 2004 IEEE/Sarnoff Symposium on Advances in Wired and Wireless Communications.

[6]  Shu Lin,et al.  Near Shannon limit quasi-cyclic low-density parity-check codes , 2004, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[7]  Keith M. Chugg,et al.  Optimization of scaling soft information in iterative decoding via density evolution methods , 2005, IEEE Transactions on Communications.

[8]  Jian Song,et al.  Technical Review on Chinese Digital Terrestrial Television Broadcasting Standard and Measurements on Some Working Modes , 2007, IEEE Transactions on Broadcasting.

[9]  Zongwang Li,et al.  Efficient encoding of quasi-cyclic low-density parity-check codes , 2006, IEEE Trans. Commun..

[10]  Zhongfeng Wang,et al.  Area-efficient parallel decoder architecture for high rate QC-LDPC codes , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Lei Yang,et al.  Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[13]  Keshab K. Parhi,et al.  Overlapped message passing for quasi-cyclic low-density parity check codes , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[15]  Alberto Morello,et al.  DVB-S2: The Second Generation Standard for Satellite Broad-Band Services , 2006, Proceedings of the IEEE.

[16]  Zhongfeng Wang,et al.  Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes , 2005, 2005 IEEE International Symposium on Circuits and Systems.