∂ GAUT: A High-Level Synthesis Tool for DSP applications
暂无分享,去创建一个
[1] Bertrand Le Gal,et al. Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.
[2] Montek Singh,et al. Generalized latency-insensitive systems for single-clock and multi-clock architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[3] O. Sentieys,et al. Data wordlength optimization for FPGA synthesis , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..
[4] Jean Luc Philippe,et al. A formal technique for hardware interface design , 1998 .
[5] Zhiru Zhang,et al. Bitwidth-aware scheduling and binding in high-level synthesis , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[6] Eric Senn,et al. Memory accesses management during high level synthesis , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..
[7] Daniel Gajski,et al. Introduction to high-level synthesis , 1994, IEEE Design & Test of Computers.
[8] Andrew J. Viterbi,et al. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.
[9] Mario R. Casu,et al. A new approach to latency insensitive design , 2004, Proceedings. 41st Design Automation Conference, 2004..
[10] Emmanuel Casseau,et al. A formal method for hardware IP design and integration under I/O and timing constraints , 2006, TECS.
[11] Scott A. Mahlke,et al. Bitwidth cognizant architecture synthesis of custom hardwareaccelerators , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Emmanuel Boutillon,et al. Synchronization processor synthesis for latency insensitive systems , 2005, Design, Automation and Test in Europe.