A 300mV-Supply Standard-Cell-Based OTA with Digital PWM Offset Calibration

This paper introduces a fully digital pulse-width-modulation (PWM) based calibration technique intended to dynamically compensate the input offset voltage due to process and mismatch in Ultra Low Voltage (ULV) Digital-Based Operational Transconductance Amplifiers (DB-OTA). Post-layout simulations on a DB-OTA circuit in 180nm featuring the proposed calibration technique demonstrate that process and mismatch related offset voltage can be effectively compensated by varying the duty cycle of a square wave signal with minimum performance overhead. The proposed OTA consumes just 7.34nW while driving a capacitive load of 80pF with a Total Harmonic Distortion lower than 2.26% at 100mV input signal swing. The total silicon area is $1,700\mu \mathrm{m}^{2}$.

[1]  Luis Henrique de Carvalho Ferreira,et al.  A 0.25-V calibration-less inverter-based OTA for low-frequency Gm-C applications , 2019, Microelectron. J..

[2]  C. Galup-Montoro,et al.  A compact model of MOSFET mismatch for circuit design , 2005, IEEE Journal of Solid-State Circuits.

[3]  Paolo Stefano Crovetti,et al.  A Digital-Based Virtual Voltage Reference , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Sameer R. Sonkusale,et al.  A 60-dB Gain OTA Operating at 0.25-V Power Supply in 130-nm Digital CMOS Process , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[6]  Michael W. Hoffman,et al.  Digital Offset Cancellation for Long Time-Constant Subthreshold OTA-C Integrators , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Rafi Ahamed Shaik,et al.  A 0.3-V Pseudo-Differential Bulk-Input OTA for Low-Frequency Applications , 2018, Circuits Syst. Signal Process..

[8]  Massimo Alioto,et al.  Wake-Up Oscillators with pW Power Consumption in Dynamic Leakage Suppression Logic , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Massimo Alioto,et al.  A Sub-Leakage PW-Power HZ-Range Relaxation Oscillator Operating with 0.3V-1.8V Unregulated Supply , 2018, 2018 IEEE Symposium on VLSI Circuits.

[10]  Massimo Alioto,et al.  A pW-Power Hz-Range Oscillator Operating With a 0.3–1.8-V Unregulated Supply , 2019, IEEE Journal of Solid-State Circuits.

[11]  Paolo Stefano Crovetti,et al.  breaking the boundaries between analogue and digital , 2019, Electronics Letters.

[12]  Robson L. Moreno,et al.  An Ultra-Low-Voltage Ultra-Low-Power CMOS Miller OTA With Rail-to-Rail Input/Output Swing , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Massimo Alioto,et al.  Fully Synthesizable Low-Area Digital-to-Analog Converter With Graceful Degradation and Dynamic Power-Resolution Scaling , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Paolo Stefano Crovetti,et al.  A Digital-Based Analog Differential Circuit , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Gordon W. Roberts,et al.  An Ultra-Low-Voltage CMOS Process-Insensitive Self-Biased OTA With Rail-to-Rail Input Range , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Massimo Alioto,et al.  Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3 V , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Qiang Li,et al.  Inverter-Based Subthreshold Amplifier Techniques and Their Application in 0.3-V $\Delta\Sigma$ -Modulators , 2019, IEEE Journal of Solid-State Circuits.

[18]  Massimo Alioto,et al.  Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS , 2019, IEEE Access.

[19]  Massimo Alioto.  Enabling the Internet of Things , 2017 .

[20]  Sergio Bampi,et al.  A 300mV-Supply, 2nW-Power, 80pF-Load CMOS Digital-Based OTA for IoT Interfaces , 2019, 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS).