Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits
暂无分享,去创建一个
[1] Aiman H. El-Maleh,et al. An efficient test relaxation technique for combinational & full-scan sequential circuits , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[2] Fabrizio Ferrandi,et al. Functional test generation for behaviorally sequential models , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[3] Irith Pomeranz,et al. LOCSTEP: a logic-simulation-based test generation procedure , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Robert C. Aitken,et al. IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[5] Michael S. Hsiao,et al. Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[6] Kenneth M. Butler,et al. A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[7] Wu-Tung Cheng,et al. Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.
[8] Irith Pomeranz,et al. On generating compact test sequences for synchronous sequential circuits , 1995, Proceedings of EURO-DAC. European Design Automation Conference.
[9] Irith Pomeranz,et al. PROPTEST: a property-based test generator for synchronous sequential circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] I.C. Teixeira,et al. RTL-based functional test generation for high defects coverage in digital SOCs , 2000, Proceedings IEEE European Test Workshop.
[11] Irith Pomeranz,et al. Vector restoration based static compaction of test sequences for synchronous sequential circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[12] Janusz Rajski,et al. Complexity of sequential ATPG , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[13] Jacob A. Abraham,et al. FACTOR: a hierarchical methodology for functional test generation and testability analysis , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[14] Kohei Miyase,et al. On identifying don't care inputs of test patterns for combinational circuits , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).