Simulation approaches for strongly coupled interconnect systems

We propose a new circuit analysis method, namelySemi-Implicit Linear-Centric Analysis (SILCA), for efficientSPICE-accurate transient simulation of deep-submicron VLSIcircuits with strong parasitic coupling effects introduced byinterconnect lines, common substrate, power/ground networks, etc.SILCA is based on two linear-centric techniques. First, a new semi-implicititerative numerical integration scheme is developed, whichapplies dynamic time step control accounting for stiff systems andmeanwhile keeps constant equivalent conductance forcapacitor/inductor companion models. Its convergence and stabilityproperties are characterized. Second, to achieve constant linearizedconductance for nonlinear devices during nonlinear iterationprocess, a successive variable chord method is introduced as analternative of the Newton-Raphson method and the rank-one updatetechnique is implemented for fast LU factorization. With thesetechniques, SILCA reduces the number and cost of required LUfactorizations dramatically. Experimental results on substrate andpower/ground networks have demonstrated that SILCA yieldsSPICE-like accuracy with an over 80X reduction in LUfactorization cost, and an about 20X overall CPU time speedup overSPICE3 for circuits with tens of thousands elements, and theefficiency increases further with the size of a circuit.

[1]  Wen Wang,et al.  Chip Substrate Resistance Modeling Technique for Integrated Circuit Design , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Jacob K. White,et al.  Relaxation Techniques for the Simulation of VLSI Circuits , 1986 .

[3]  David E. Long,et al.  IES3: a fast integral equation solver for efficient 3-dimensional extraction , 1997, ICCAD.

[4]  Jacob K. White,et al.  Fast capacitance extraction of general three-dimensional structures , 1992 .

[5]  N. P. van der Meijs,et al.  Fast computation of substrate resistances in large circuits , 1996, Proceedings ED&TC European Design and Test Conference.

[6]  David J. Allstot,et al.  Simulation techniques and solutions for mixed-signal coupling in integrated circuits , 1994 .

[7]  Robert G. Meyer,et al.  Modeling and analysis of substrate coupling in integrated circuits , 1996 .

[8]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[9]  Lawrence T. Pileggi,et al.  Hierarchical interconnect circuit models , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[10]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[11]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[12]  Welch,et al.  A simple approach to modeling cross-talk in integrated circuits , 1993 .