drDRM: A PUF-Based Dynamically Reconfigurable DRM Mechanism for FPGA-Based Platform

This paper presents a PUF-based dynamically reconfigurable DRM mechanism to manage application IP cores licensing. The proposed DRM mechanism effectively obstructs cloning by binding IP core to reconfigurable partition based on the intrinsic ID derived from PUF. Besides, the proposed DRM mechanism provides developers the controllability on IP cores usage and metering based on session management and activation. Uniquely, the proposed DRM module is entirely implemented with logic resources within reconfigurable partition as this region is managed solely by Core Developer. Particularly, the proposed DRM mechanism allows multiple IP cores to be independently managed at respective reconfigurable partition in a single FPGA device. Lastly, the proposed DRM mechanism does not depend on Trusted Third Party (TTP) and is applicable in PC software licensing as well. The proposed DRM mechanism has been prototyped and tested experimentally in NetFPGA CML board through packets injection and extensive packets analysis in Wireshark. The implemented DRM mechanism occupied less than 6% of slices and BRAM in a Kintex 7 FPGA.

[1]  Sauvagya Ranjan Sahoo,et al.  A Flexible Pay-per-Device Licensing Scheme for FPGA IP Cores , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[2]  Reihaneh Safavi-Naini,et al.  Digital Rights Management for Content Distribution , 2003, ACSW.

[3]  Miodrag Potkonjak,et al.  Robust and flexible FPGA-based digital PUF , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[4]  Volker Schneider,et al.  Business Software Alliance , 2009 .

[5]  Russell Tessier,et al.  Reconfigurable Computing Architectures , 2015, Proceedings of the IEEE.

[6]  Christoforos Kachris,et al.  High-level synthesizable dataflow MapReduce accelerator for FPGA-coupled data centers , 2015, 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[7]  Chia Yee Ooi,et al.  rrBox: A remote dynamically reconfigurable network processing middlebox , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[8]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[9]  Yongqiang Lyu,et al.  A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing , 2015, IEEE Transactions on Information Forensics and Security.

[10]  Máire O'Neill,et al.  XOR gate based low-cost configurable RO PUF , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Giorgio Di Natale,et al.  Digital Right Management for IP Protection , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[12]  Glen Gibb,et al.  NetFPGA: reusable router architecture for experimental research , 2008, PRESTO '08.

[13]  Müstak E. Yalçin,et al.  Partially Reconfigurable IP Protection System with Ring Oscillator Based Physically Unclonable Functions , 2017, 2017 New Generation of CAS (NGCAS).

[14]  Jason Helge Anderson,et al.  A PUF design for secure FPGA-based embedded systems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[15]  Alessandro Cilardo,et al.  Partial FPGA bitstream encryption enabling hardware DRM in mobile environments , 2016, Conf. Computing Frontiers.

[16]  Eldad Eilam,et al.  Reversing: Secrets of Reverse Engineering , 2005 .

[17]  Chia Yee Ooi,et al.  hpFog: A FPGA-Based Fog Computing Platform , 2017, 2017 International Conference on Networking, Architecture, and Storage (NAS).

[18]  Tim Güneysu,et al.  Enabling SRAM-PUFs on Xilinx FPGAs , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[19]  Paolo Meloni,et al.  On-FPGA Real-Time Processing of Biological Signals From High-Density MEAs: a Design Space Exploration , 2017, 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW).

[20]  Chip-Hong Chang,et al.  FPGA implementation of modeling attack resistant arbiter PUF with enhanced reliability , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).

[21]  Georgios Zervas,et al.  REoN: A protocol for reliable software-defined FPGA partial reconfiguration over network , 2016, 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[22]  Wael Adi,et al.  IP-core protection for a non-volatile Self-reconfiguring SoC environment , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[23]  Yohei Hori,et al.  Cryptographie key generation from PUF data using efficient fuzzy extractors , 2014, 16th International Conference on Advanced Communication Technology.

[24]  Róbert Lórencz,et al.  A Design of Ring Oscillator Based PUF on FPGA , 2015, 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[25]  Kenneth B. Kent,et al.  Periodic licensing of FPGA based intellectual property , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[26]  Fearghal Morgan,et al.  Xilinx Vivado High Level Synthesis: Case studies , 2014 .

[27]  Ingrid Verbauwhede,et al.  A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs , 2012, IEEE Transactions on Information Forensics and Security.