Design of a Quadruple Decimal Logarithmic Converter

This paper presents the design of a high precision Quadruple (128-bit) decimal logarithmic converter. It has been designed using IEEE industry standard Verilog HDL and simulated using ModelSim software. It is the first of its kind that uses a 128-bit floating-point arithmetic for high precision. Desired functionality and accuracy of the converter have been tested using different test data. The converter is low power and low logic gate counts since digit-by-digit iterative technique that does not require look-up tables, curve fitting, decimal-binary conversion, or division operations has been used. Finally the accuracy of the converter has been tested with that of CASIO calculator which shows that the result is correct up to 34-digit. It has also been compared with that of other researchers which shows its superior performance in terms of precision.

[1]  Florent de Dinechin,et al.  Return of the hardware floating-point elementary function , 2007, 18th IEEE Symposium on Computer Arithmetic (ARITH '07).

[2]  Li Chen,et al.  A novel decimal-to-decimal logarithmic converter , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Khan A. Wahid,et al.  Fast Algorithm of A 64-bit Decimal Logarithmic Converter , 2010, J. Comput..

[4]  Demetrios K. Kostopoulos,et al.  An Algorithm for the Computation of Binary Logarithms , 1991, IEEE Trans. Computers.

[5]  Yu Zhang,et al.  A 32-bit Decimal Floating-Point Logarithmic Converter , 2009, 2009 19th IEEE Symposium on Computer Arithmetic.

[6]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[7]  Gerald Friedland,et al.  Revisiting a basic function on current CPUs : A fast logarithm implementation with adjustable accuracy , 2007 .

[8]  Md. Liakot Ali,et al.  Design of low power decimal logarithmic converter , 2017, 2017 International Conference on Electrical, Computer and Communication Engineering (ECCE).

[9]  Eric M. Schwarz,et al.  Decimal floating-point support on the IBM System z10 processor , 2009, IBM J. Res. Dev..

[10]  Ali Y. Duale,et al.  Decimal floating-point in z9: An implementation and testing perspective , 2007, IBM J. Res. Dev..

[11]  Dongdong Chen,et al.  Improved Decimal Floating-Point Logarithmic Converter Based on Selection by Rounding , 2012, IEEE Transactions on Computers.

[12]  Daniel Teng,et al.  On the fast computation of decimal logarithm , 2009, 2009 12th International Conference on Computers and Information Technology.

[13]  Md. Liakot Ali,et al.  A new technique for high speed decimal logarithm computation of decimal floating-point number , 2011, 14th International Conference on Computer and Information Technology (ICCIT 2011).

[14]  F. de Dinechin,et al.  A parameterizable floating-point logarithm operator for FPGAs , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..