论文信息 - A vector coprocessor architecture for embedded systems

A vector coprocessor architecture for embedded systems

We developed a DSP for wireless base-band processing on handheld devices. The DSP is composed of a scalar CPU and a vector unit. The architecture of the vector unit inherits that of vector processors for super computers, and we customized it for embedded systems. We evaluated the processor using several programs. The evaluation showed that our DSP performs 40 times faster than scalar CPU. The peak performance is 12GOPS@250MHz.

[1] Francky Catthoor,et al. Automated architecture exploration for low energy reconfigurable AGU , 2011, 2011 International SoC Design Conference.

[2] Pradeep Dubey,et al. Larrabee: A Many-Core x86 Architecture for Visual Computing , 2009, IEEE Micro.

[3] James Demmel,et al. the Parallel Computing Landscape , 2022 .

[4] Christopher Batten,et al. The Vector-Thread Architecture , 2004, ISCA 2004.

[5] Hiromasa Takahashi,et al. The mu VP 64-bit vector coprocessor: a new implementation of high-performance numerical computation , 1993, IEEE Micro.

[6] Tetsuya Sato. The earth simulator: Roles and impacts , 2004 .