Low-Power High-Accuracy VCO-Based Comparator for Sensor Interface Applications

This paper presents a low-power large-bandwidth time-domain comparator. The proposed structure is constructed by two voltage-controlled oscillators (VCO) with enhanced linearity and a proposed glitch free and dead-zone free phase frequency detector (PFD). This novel VCO-based comparator is intended for monitoring and readout circuits in industrial sensor interfaces. The presented comparator has been implemented in a $0.35 \mu m$ standard CMOS process under $3.3 V$ supply voltage. This high accuracy comparator achieves $50 \mu V$ resolution and is able to operate at a frequency up to 400 MHz. The average power consumption of proposed design is $50.1 \mu W$, while occupying a silicon area of $0.004 mm^{2}$.

[1]  Binsu J Kailath,et al.  A Novel Phase Frequency Detector for a High Frequency PLL Design , 2013 .

[2]  Alak Majumder,et al.  A power efficient PFD-CP architecture for high speed clock and data recovery application , 2019, Microsystem Technologies.

[3]  Abdul Majeed Kottampara Kuppalath,et al.  PLL architecture with a composite PFD and variable loop filter , 2018, IET Circuits Devices Syst..

[4]  Jae-Yoon Sim,et al.  A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.

[5]  Jeremy Holleman,et al.  A Low-Power High-Precision Comparator With Time-Domain Bulk-Tuned Offset Cancellation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Qiang Li,et al.  A 0.5–1.1-V Adaptive Bypassing SAR ADC Utilizing the Oscillation-Cycle Information of a VCO-Based Comparator , 2019, IEEE Journal of Solid-State Circuits.

[7]  Qiang Li,et al.  A 12-bit 30MS/s SAR ADC with VCO-Based Comparator and Split-and-Recombination Redundancy for Bypass Logic , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[8]  Mohsen Jalali,et al.  Analysis and design of ultra-low-voltage low-power rail-to-rail VCO-based comparator in subthreshold region , 2019, Microelectron. J..

[9]  Hua Fan,et al.  Comparator Design in Sensors for Environmental Monitoring , 2018 .

[10]  Madhusmita Panda,et al.  Design and performance analysis of voltage controlled oscillator in CMOS technology , 2015, 2015 International Conference on Signal Processing and Communication (ICSC).

[11]  Amine Bermak,et al.  A reconfigurable time-domain comparator for multi-sensing applications , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Ju Sang Lee,et al.  Phase Frequency Detector and Charge Pump for Low Jitter PLL Applications , 2018, International Journal of Electrical and Computer Engineering (IJECE).

[13]  Mohamad Sawan,et al.  A Tunable CMOS Thyristor-Based Pulse Generator for Integrated Sensor Interface Applications , 2020, ISCAS.

[14]  Debiprasad Priyabrata Acharya,et al.  Design of an efficient phase frequency detector to reduce blind zone in a PLL , 2017 .

[15]  Chih-Cheng Hsieh,et al.  A 0.5-V 12-bit SAR ADC Using Adaptive Time-Domain Comparator With Noise Optimization , 2018, IEEE Journal of Solid-State Circuits.

[16]  S. Ren,et al.  Near-zero dead zone phase frequency detector with wide input frequency difference , 2015 .

[17]  Mohamad Sawan,et al.  A Versatile SoC/SiP Sensor Interface for Industrial Applications: Design Considerations , 2019, 2019 31st International Conference on Microelectronics (ICM).