A probabilistic-based design methodology for nanoscale computation

As current silicon-based techniques fast approach their practical limits, the investigation of nanoscale electronics, devices and system architectures becomes a central research priority. It is expected that nanoarchitectures will confront devices and interconnections with high inherent defect rates, which motivates the search for new architectural paradigms. In this paper, we propose a probabilistic-based design methodology for designing nanoscale computer architectures based on Markov Random Fields (MRF). The MRF can express arbitrary logic circuits and logic operation is achieved by maximizing the probability of state configurations in the logic network. Maximizing state probability is equivalent to minimizing a form of energy that depends on neighboring nodes in the network. Once we develop a library of elementary logic components, we can link them together to build desired architectures based on the belief propagation algorithm. Belief propagation is a way of organizing the global computation of marginal belief in terms of smaller local computations. We will illustrate the proposed design methodology with some elementary logic examples.

[1]  William T. Freeman,et al.  Understanding belief propagation and its generalizations , 2003 .

[2]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[3]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[4]  Jimmy Xu,et al.  Highly ordered carbon nanotube arrays and IR detection , 2001 .

[5]  Zhen Yao,et al.  Carbon nanotube intramolecular junctions , 1999, Nature.

[6]  S. Folling,et al.  Single-electron latching switches as nanoscale synapses , 2001, IJCNN'01. International Joint Conference on Neural Networks. Proceedings (Cat. No.01CH37222).

[7]  Paul Beckett,et al.  Towards nanocomputer architecture , 2002 .

[8]  Jie Han,et al.  A system architecture solution for unreliable nanoelectronic devices , 2002 .

[9]  Charles M. Lieber,et al.  Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.

[10]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.

[11]  M. Reed,et al.  Molecular random access memory cell , 2001 .

[12]  M. Reed,et al.  Nanoscale metal/self-assembled monolayer/metal heterostructures , 1997 .

[13]  J. Besag Spatial Interaction and the Statistical Analysis of Lattice Systems , 1974 .

[14]  R. Martel,et al.  Carbon nanotube field-effect transistors and logic circuits , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[15]  Charles M. Lieber,et al.  Logic Gates and Computation from Assembled Nanowire Building Blocks , 2001, Science.

[16]  André DeHon,et al.  Array-based architecture for FET-based, nanoscale electronics , 2003 .

[17]  Serge Luryi,et al.  Future trends in microelectronics : the road ahead , 1999 .

[18]  Robert L. Stevenson,et al.  A Bayesian approach to image expansion for improved definitio , 1994, IEEE Trans. Image Process..

[19]  Charles H. Bennett,et al.  The thermodynamics of computation—a review , 1982 .

[20]  Stan Z. Li,et al.  Markov Random Field Modeling in Computer Vision , 1995, Computer Science Workbench.

[21]  C. Lieber,et al.  The incredible shrinking circuit. , 2001, Scientific American.