3D IO interface design between memory and logic dies on TSV interconnects