The authors present a wavefront array processor architecture developed at ETCA and dedicated to real-time processing of digital video streams. The core of the architecture is a mesh-connected three-dimensional network of 1024 custom processing elements. Each processing element can perform up to 50 millions 8- or 16-bit operations per second, working with a 25 MHz clock frequency. Thus algorithms are facilitated by the routing capabilities of each processing element. The machine is fully data-driven and is a "pure" data-flow one since there are no address flows. Algorithms and architecture are described using a data-flow graphs formalism. Image processing applications are decomposed into elementary operators that correspond to physical processors in a one to one fashion. Several algorithms can be simultaneously mapped and independently executed on the processor network. Referring to the academic wavefront array paradigm, "exotic features" are exhibited. They are related to the wavefront propagation mode at run-time and to the heterogeneous nature of data-flow that are piped into or from the processor network. These features are shown to make the architecture well-suited for fast prototyping of low-level image processing automata.<<ETX>>
[1]
Charles C. Weems.
Architectural requirements of image understanding with respect to parallel processing
,
1991
.
[2]
John W. Backus,et al.
Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs
,
1978,
CACM.
[3]
B. Zavidovique,et al.
A data-flow processor for real-time low-level image processing
,
1991,
Euro ASIC '91.
[4]
B. Zavidovique,et al.
A data-flow processor for real-time low-level image processing
,
1991,
Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.
[5]
Jack B. Dennis,et al.
Data Flow Supercomputers
,
1980,
Computer.
[6]
Jenq-Neng Hwang,et al.
Wavefront Array Processors-Concept to Implementation
,
1987,
Computer.