Single Event crosstalk shielding for CMOS logic
暂无分享,去创建一个
[1] Ronald D. Schrimpf,et al. Radiation Effects And Soft Errors In Integrated Circuits And Electronic Devices , 2004 .
[2] Massoud Pedram,et al. Capacitive coupling noise in high-speed VLSI circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Ming Zhang,et al. Logic soft errors in sub-65nm technologies design and CAD challenges , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[4] M. Baze,et al. A digital CMOS design technique for SEU hardening , 2000 .
[5] Malgorzata Marek-Sadowska,et al. Gate Sizing to Eliminate Crosstalk Induced Timing Violation , 2001, ICCD.
[6] David Blaauw,et al. ClariNet: a noise analysis tool for deep submicron design , 2000, Proceedings 37th Design Automation Conference.
[7] Quming Zhou,et al. Transistor sizing for radiation hardening , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.
[8] P. Dodd,et al. Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.
[9] Selahattin Sayil,et al. Precise estimation of crosstalk in multiline circuits , 2007 .
[10] P.H. Eaton,et al. Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.
[11] Jeffrey T. Draper,et al. Critical charge and set pulse widths for combinational logic in commercial 90nm cmos technology , 2007, GLSVLSI '07.
[12] Dimitrios Velenis,et al. Effects of parameter variations and crosstalk noise on H-tree clock distribution networks , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[13] Quming Zhou,et al. Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[14] Masanori Hashimoto,et al. Crosstalk noise optimization by post-layout transistor sizing , 2002, ISPD '02.
[15] Cecilia Metra,et al. TMR voting in the presence of crosstalk faults at the voter inputs , 2004, IEEE Transactions on Reliability.
[16] B.L. Bhuva,et al. Effect of Well and Substrate Potential Modulation on Single Event Pulse Shape in Deep Submicron CMOS , 2007, IEEE Transactions on Nuclear Science.
[17] A. Balasubramanian,et al. Crosstalk Effects Caused by Single Event Hits in Deep Sub-Micron CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.