Multicore Parallelism Exploration Targeting 3D-HEVC Intra-Frame Prediction

Editor’s note: The usage of multicore architectures for 3D-HEVC intraframe prediction is of great benefit, especially to improve the performance, throughput, and even the energy consumption in systems. Multicore hardware is used in all high-performance image processing applications, and also in mobile devices such as cellphones. The distribution of the algorithm to different parallel processor architecture is discussed and evaluated in this article.--ichael Hübner, Brandenburg University of Technology

[1]  Ben H. H. Juurlink,et al.  Parallel Scalability and Efficiency of HEVC Parallelization Approaches , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Ying Chen,et al.  Generic segment-wise DC for 3D-HEVC depth intra coding , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[3]  Detlev Marpe,et al.  Depth Intra Coding for 3D Video Based on Geometric Primitives , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  L. Dagum,et al.  OpenMP: an industry standard API for shared-memory programming , 1998 .

[5]  Gustavo Sanchez,et al.  Performance Analysis of Depth Intra-Coding in 3D-HEVC , 2019, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Heiko Schwarz,et al.  3D High-Efficiency Video Coding for Multi-View Video and Depth Data , 2013, IEEE Transactions on Image Processing.

[7]  Dong Tian,et al.  Boundary Artifact Reduction in View Synthesis of 3D Video: From Perspective of Texture-Depth Alignment , 2011, IEEE Transactions on Broadcasting.

[8]  César A. M. Marcon,et al.  3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore Systems , 2018, 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI).