GPU-based N-detect transition fault ATPG

This is a massively parallel ATPG that explores device-level, block-level and word-level parallelism in GPU. Eight-detect transition fault ATPG experiments on large benchmark circuits show that our technique achieved 5.6 and 1.6 times speedup compared with a single-core and 8-core CPU commercial tool, respectively. Test patterns selected from our test set are about the same length and quality as those selected from commercial N-detect ATPG. To the best of our knowledge, this is the first proposed GPU-based ATPG algorithm.

[1]  Toon Goedemé,et al.  Parallel hybrid SAT solving using OpenCL , 2012 .

[2]  Mark Mohammad Tehranipoor,et al.  Timing-based delay test for screening small delay defects , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Hans-Joachim Wunderlich,et al.  Efficient fault simulation on many-core processors , 2010, Design Automation Conference.

[4]  Peter Wohl,et al.  Highly efficient parallel ATPG based on shared memory , 2010, 2010 IEEE International Test Conference.

[5]  Chien-Mo James Li,et al.  A Parallel Test Pattern Generation Algorithm to Meet Multiple Quality Objectives , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Sunil P. Khatri,et al.  Towards acceleration of fault simulation using Graphics Processing Units , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[7]  Michael S. Hsiao,et al.  FSimGP^2: An Efficient Fault Simulator with GPGPU , 2010, 2010 19th IEEE Asian Test Symposium.

[8]  Srinivas Patil,et al.  A Parallel Branch and Bound Algorithm for Test Generation , 1989, 26th ACM/IEEE Design Automation Conference.

[9]  Chien-Mo James Li,et al.  Compact Test Pattern Selection for Small Delay Defect , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Sundaram Seshu,et al.  On an Improved Diagnosis Program , 1965, IEEE Trans. Electron. Comput..

[11]  Irith Pomeranz,et al.  Selecting High-Quality Delay Tests for Manufacturing Test and Debug , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[12]  Tracy Larrabee,et al.  Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  James H. Aylor,et al.  Parallel-processing techniques for automatic test pattern generation , 1992, Computer.

[14]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[15]  Edward J. McCluskey,et al.  Delay defect screening using process monitor structures , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[16]  Edward J. McCluskey,et al.  Multiple-output propagation transition fault test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).