Integrated Circuit Floorplanning by Using an Analytical Algorithm

Recently, floorplanning problems become more complex since they need to consider standard cells, mixed size blocks, and restricted placeable areas. Analytical method gets popular for placement during integrated circuit design, owing to its good performance. We analyzed analytical method and applied it to solve floorplanning problems. Specifically, we developed a new step size optimization method for conjugate gradient minimization and a new legalization algorithm for fixed-boundary floorplanning. Experimental results show that our algorithm reduces wirelength cost by 4.5% more than that of well-known previous works.

[1]  J. Cong,et al.  Fast floorplanning by look-ahead enabled recursive bipartitioning , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Jason Cong,et al.  Highly Efficient Gradient Computation for Density-Constrained Analytical Placement , 2008, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  H. Murata,et al.  Rectangle-packing-based module placement , 1995, ICCAD 1995.

[4]  Igor L. Markov,et al.  Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Yici Cai,et al.  A non-slicing floorplanning algorithm using corner block list topological representation , 2000, IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394).

[6]  Yao-Wen Chang,et al.  TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.

[7]  Yoji Kajitani,et al.  Module packing based on the BSG-structure and IC layout applications , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Yao-Wen Chang,et al.  NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Yoji Kajitani,et al.  Fixed-outline floorplanning with constraints through instance augmentation , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Jarrod A. Roy,et al.  Unification of partitioning, placement and floorplanning , 2004, ICCAD 2004.

[11]  Yao-Wen Chang,et al.  B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.

[12]  Jason Cong,et al.  Multilevel generalized force-directed method for circuit placement , 2005, ISPD '05.