Scalable techniques for system-level cosimulation and coestimation
暂无分享,去创建一个
[1] Luciano Lavagno,et al. Hardware-Software Co-Design of Embedded Systems , 1997 .
[2] David B. Whalley,et al. Fast instruction cache analysis via static cache simulation , 1995, Proceedings of Simulation Symposium.
[3] Enrico Macii,et al. Testing Core-Based Systems: A Symbolic Methodology , 1997, IEEE Des. Test Comput..
[4] Luciano Lavagno,et al. Synthesis of software programs for embedded control applications , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Sharad Malik,et al. Performance estimation of embedded software with instruction cache modeling , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[6] G. Borriello,et al. Optimizing communication in embedded system co-simulation , 1997, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97.
[7] Alberto L. Sangiovanni-Vincentelli,et al. A compilation-based software estimation scheme for hardware/software co-simulation , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).
[8] Erwin A. de Kock,et al. YAPI: application modeling for signal processing systems , 2000, Proceedings 37th Design Automation Conference.
[9] Daniel D. Gajski,et al. SPECC: Specification Language and Methodology , 2000 .
[10] Ed F. Deprettere,et al. An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.
[11] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[12] Wayne Wolf,et al. High-Level VLSI Synthesis , 1991 .