A 4.06 mW 10-bit 150 MS/s SAR ADC With 1.5-bit/cycle Operation for Medical Imaging Applications

This paper reports a 10-bit 150 MS/s successive approximation register analog-to-digital converter with binary-scaled redundancy-facilitated error correction technique. The proposed 1.5-bit/cycle technique with built-in capacitive digital-to-analog converter (CDAC) redundancy, corrects multiple erroneous decisions in a total of nine conversion cycles. The proposed binary-scaled redundancy provides a 12.5% error tolerance range for the incomplete CDAC voltage settling. The digital error-correction logic circuit presented uses a bit-overlap-and-add technique. The prototype chip was fabricated in 65-nm CMOS technology and occupies chip area of 0.038 mm2. It consumes 4.06 mW from a 1.2 V supply, achieving the Nyquist signal-to-noise-and-distortion ratio of 57.81 dB and the effective number of bits of 9.31-bit at an operating frequency of 150 MS/s, corresponding to the figure-of-merit of 42.6 fJ/ conversion-step.

[1]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Ameya Bhide,et al.  A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-$\mu$m CMOS for Medical Implant Devices , 2012, IEEE Journal of Solid-State Circuits.

[3]  Xiaojun Yuan,et al.  A 8.9-ENOB 2.5-εW 150-KS/s non-binary redundant successive approximation ADC in 0.18-μm CMOS for bio-implanted devices , 2010, 2010 Annual International Conference of the IEEE Engineering in Medicine and Biology.

[4]  Kai Tang,et al.  A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging , 2018, IEEE Sensors Journal.

[5]  Yintang Yang,et al.  A 1.4-mW 10-Bit 150-MS/s SAR ADC With Nonbinary Split Capacitive DAC in 65-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  R. Vitek,et al.  A 0.015mm2 63fJ/conversion-step 10-bit 220MS/s SAR ADC with 1.5b/step redundancy and digital metastability correction , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[7]  Yi Shen,et al.  Low-Power Single-Ended SAR ADC Using Symmetrical DAC Switching for Image Sensors With Passive CDS and PGA Technique , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Nan Sun,et al.  A 10-b 2b/cycle 300MS/s SAR ADC with a single differential DAC in 40nm CMOS , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[9]  Nobukazu Takai,et al.  SAR ADC algorithm with redundancy , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[10]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Nobukazu Takai,et al.  Non-binary SAR ADC with digital error correction for low power applications , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[12]  Kathleen Philips,et al.  26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[13]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Z. Boyacigiller,et al.  An error-correcting 14b/20µs CMOS A/D converter , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[16]  Ho-Jin Park,et al.  26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[17]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[18]  Boris Murmann,et al.  An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[19]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[20]  Daisuke Kanemoto,et al.  A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy , 2013, 2013 Asia-Pacific Microwave Conference Proceedings (APMC).

[21]  Yung-Hui Chung,et al.  A 12-bit 8.47-fJ/Conversion-Step Capacitor-Swapping SAR ADC in 110-nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Yi Shen,et al.  A Reconfigurable 10-to-12-b 80-to-20-MS/s Bandwidth Scalable SAR ADC , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Po-Chiun Huang,et al.  A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching , 2015, IEEE Journal of Solid-State Circuits.

[24]  Mohammad Yavari,et al.  Energy-efficient high-accuracy switching method for SAR ADCs , 2014 .

[25]  Ho-Jin Park,et al.  A 7b 1GS/s 7.2mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[26]  Tsung-Heng Tsai,et al.  CMOS Ultrasonic Receiver With On-Chip Analog-to-Digital Front End for High-Resolution Ultrasound Imaging Systems , 2016, IEEE Sensors Journal.

[27]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[28]  Takahiro J. Yamaguchi,et al.  SAR ADC that is configurable to optimize yield , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.