2.7 A 0.003mm2 1.7-to-3.5GHz dual-mode time-interleaved ring-VCO achieving 90-to-150kHz 1/f3 phase-noise corner
暂无分享,去创建一个
[1] A. Hajimiri,et al. Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.
[2] Hao Wu,et al. 25.3 A VCO with implicit common-mode resonance , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[3] David J. Foley,et al. CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[4] Robert B. Staszewski,et al. 25.4 A 1/f noise upconversion reduction technique applied to Class-D and Class-F oscillators , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[5] Behzad Razavi,et al. 25.7 A 2.4GHz 4mW inductorless RF synthesizer , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[6] Michael P. Flynn,et al. An N-path filter enhanced low phase noise ring VCO , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.