Comprehensive study of substrate noise isolation for mixed-signal circuits

In this paper, we present a study on signal isolation approaches for mixed-signal circuits, via both simple test structures and actual circuits. Analysis was focused on commonly used substrates such as p+, p- and buried p+ substrate. Results show that the selection of substrate, isolation structures and layout rules have significant impact on the substrate noise isolation.

[1]  P. Welch,et al.  3-D Simulation and Modeling of Signal Isolation in RF/IF Circuits , 2001 .

[2]  B. Wooley,et al.  Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver , 2001, IEEE J. Solid State Circuits.

[3]  H. De Man,et al.  Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  P. Welch,et al.  A 0.18 /spl mu/m SiGe:C RFBiCMOS technology for wireless and gigabit optical communication applications , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).

[5]  T.S. Fiez,et al.  A scalable substrate noise coupling model for design of mixed-signal IC's , 2000, IEEE Journal of Solid-State Circuits.

[6]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[7]  M.R. Pinto,et al.  Integration of high-Q inductors in a latch-up resistant CMOS technology , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).