Buffer sizing for minimum energy-delay product by using an approximating polynomial
暂无分享,去创建一个
[1] Philippe Maurine,et al. Output transition time modeling of CMOS structures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[2] Ishiuchi,et al. Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .
[3] Uming Ko,et al. Short-circuit power driven gate sizing technique for reducing power dissipation , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[4] Alexander Chatzigeorgiou,et al. Modeling the transistor chain operation in CMOS gates for short channel devices , 1999 .
[5] Spiridon Nikolaidis,et al. Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.
[6] Hendrikus J. M. Veendrick,et al. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .
[7] Mary Jane Irwin,et al. Transistor sizing for low power CMOS circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Odysseas G. Koufopavlou,et al. Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices , 1996, ISLPED '96.
[9] Alexander Chatzigeorgiou,et al. Collapsing the CMOS transistor chain to an effective single equivalent transistor , 1998 .