Performance Analysis of Dual Gate MOSFET Arithmetic Logic Unit

[1]  B. Bloechel,et al.  A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[2]  Kaushik Roy,et al.  Double-gate SOI devices for low-power and high-performance applications , 2005, ICCAD.

[3]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[4]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.

[5]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.

[6]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[7]  Ramesh Vaddi,et al.  Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic , 2010, Microelectron. J..

[8]  J. Bokor,et al.  FinFET-a quasi-planar double-gate MOSFET , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[9]  Xiaoxia Wu,et al.  Analysis of Subthreshold Finfet Circuits for Ultra-Low Power Design , 2006, 2006 IEEE International SOC Conference.

[10]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[11]  K. Roy,et al.  Underlap DGMOS for digital-subthreshold operation , 2006, IEEE Transactions on Electron Devices.

[12]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[13]  Ramesh Vaddi,et al.  Robust and Ultra Low Power Subthreshold Logic Circuits with Symmetric, Asymmetric, 3T, 4T DGFinFETs , 2010, J. Low Power Electron..