Testing the interconnect networks and I/O resources of field programmable analog arrays

The test of field programmable analog arrays (FPAA) may be performed based on partitioning these devices in three main parts: I/O cells, interconnection networks and configurable analog blocks. In this work, a scheme for testing the I/O cells and the local and global interconnection networks of FPAAs is proposed, using an adjacency graph model to represent the programmable interconnection and I/O resources, and then devising a set of test configurations (TC) by solving graph coloring problems. The goal is to achieve a near minimum number of TCs ensuring all stuck-open and stuck-on faults in switches, as well as opens and shorts in wires, are covered. Large parametric faults in interconnects are implicitly covered in these TCs by judiciously choosing test stimuli and, in I/O buffers, by means of an oscillation-based test strategy.

[1]  Antonio Andrade,et al.  Testing the configurable analog blocks of field programmable analog arrays , 2004, 2004 International Conferce on Test.

[2]  Mehdi Baradaran Tahoori,et al.  Automatic configuration generation for FPGA interconnect testing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[3]  Spyros Tragoudas,et al.  On-line testing field programmable analog array circuits , 2004 .

[4]  K. Arabi,et al.  Design for testability of embedded integrated operational amplifiers , 1998, IEEE J. Solid State Circuits.

[5]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[6]  Steven Skiena,et al.  The Algorithm Design Manual , 2020, Texts in Computer Science.

[7]  A. Sedra.  Microelectronic circuits , 1982 .

[8]  Gloria Huertas,et al.  A method for parameter extraction of analogue sine-wave signals for mixed-signal built-in-self-test applications , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[9]  Florence Azaïs,et al.  Testing the configurable analog blocks of field programmable analog arrays , 2004 .

[10]  Xiaoling Sun,et al.  Modeling of FPGA local/global interconnect resources and derivation of minimal test configurations , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..