A 100-MHz macropipelined VAX microprocessor

A macropipelined CISC microprocessor was implemented in a 0.75- mu m CMOS 3.3-V technology. The 1.3-million-transistor custom chip measures 1.62*1.46 cm/sup 2/ and dissipates 16.3 W. The 100-MHz parts were benchmarked at 50 SPEC marks. The on-chip clocking system and several high-performance logic and circuit techniques are described. Macroinstruction handling, micropipeline management, and control store structures highlight the design architecture. The hierarchical array organization and fast tag comparison technique of the primary cache are discussed. Power estimation procedures are outlined, and the results are compared to measurements. Physical design and verification methods, and CAD tools are also described. After extensive functional verification efforts are described, chip and system test results are presented. >

[1]  Joel Grodstein,et al.  Timing verification on a 1.2M-device full-custom CMOS design , 1991, 28th ACM/IEEE Design Automation Conference.

[2]  Y. Ooi,et al.  Fail-soft Circuit Design In A Cache Memory Control LSI , 1991, 1991 Symposium on VLSI Circuits.

[3]  R. Allmon,et al.  CMOS implementation of a 32 b computer , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[4]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[5]  Ruben W. Castelino,et al.  A 100 MHz macropipelined CISC CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.