A Thermal-Aware Device Design Considerations for Nanoscale SOI and Bulk FinFETs

Thermal performance characteristics of fin-shaped FETs (FinFETs) are studied and analyzed in this paper for sub-22-nm technologies using the well-calibrated TCAD simulations. In this paper, we show that bulk FinFETs have a relatively better thermal performance as compared with SOI FinFETs. In order to understand the isothermal characteristics of these devices because of thermal effects, we use pulse rise-time as well as ac conductance methods. We demonstrate that the ac conductance method fails to accurately capture thermal time constants for FinFETs, as self-heating and gate resistance regions are indistinguishable from each other. A pulse rise-time method gives isothermal characteristics of these devices. As verified from both these independent techniques, only at high frequencies (>1 GHz), FinFETs show a suppression of thermally induced degradation, which can be attributed to their higher surface-to-volume ratio. It is observed that bulk FinFETs will perform better than SOI FinFETs for small effective fin heights. However, as we show in this paper, increased body doping in bulk FinFETs will increase the self-heating effects. Channel length scaling in FinFETs, which shows a decrease in drain current degradation with heating, will be an important design parameter for sub-22-nm devices.

[1]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[2]  Steve Hall,et al.  Physical origin of negative differential resistance in SOI transistors , 1989 .

[3]  M. Berger,et al.  Estimation of heat transfer in SOI-MOSFETs , 1991 .

[4]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[5]  Chenming Hu,et al.  An AC conductance technique for measuring self-heating in SOI MOSFET's , 1995, IEEE Electron Device Letters.

[6]  William Redman-White,et al.  Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .

[7]  Keith A. Jenkins,et al.  Characteristics of SOI FET's under pulsed conditions , 1997 .

[8]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[9]  Chenming Hu,et al.  SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .

[10]  Chenming Hu,et al.  Methodology of self-heating free parameter extraction and circuit simulation for SOI CMOS , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[11]  T. Smy,et al.  Compact representation of temperature and power dependence of thermal resistance in Si, Inp and GaAs substrate devices using linear models , 2002 .

[12]  M. Vellvehi,et al.  Study of novel techniques for reducing self-heating effects in SOI power LDMOS , 2002 .

[13]  M. Asheghi,et al.  Thermal conductivity model for thin silicon-on-insulator layers at high temperatures , 2002, 2002 IEEE International SOI Conference.

[14]  K. A. Jenkins,et al.  Impact of self-heating on digital SOI and strained-silicon CMOS circuits , 2003, 2003 IEEE International Conference on SOI.

[15]  E. Pop,et al.  Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices] , 2003, IEEE International Electron Devices Meeting 2003.

[16]  D. Cahill,et al.  Thermal conductance of interfaces between highly dissimilar materials , 2006 .

[17]  C. Duvvury,et al.  Unique ESD Failure Mechanism in a MuGFET Technology , 2006, 2006 International Electron Devices Meeting.

[18]  M. Asheghi,et al.  Modeling and Data for Thermal Conductivity of Ultrathin Single-Crystal SOI Layers at High Temperature , 2006, IEEE Transactions on Electron Devices.

[19]  Ching-Te Chuang,et al.  Self-Consistent and Efficient Electro-Thermal Analysis for Poly/Metal Gate FinFETs , 2006, 2006 International Electron Devices Meeting.

[20]  K. Endo,et al.  Modeling and Analysis of Self-Heating in FinFET Devices for Improved Circuit and EOS/ESD Performance , 2007, 2007 IEEE International Electron Devices Meeting.

[21]  Soha Hassoun,et al.  Electro-Thermal Analysis of Multi-Fin Devices , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  D. Varghese,et al.  Device Design and Optimization Considerations for Bulk FinFETs , 2008, IEEE Transactions on Electron Devices.

[23]  G.D.J. Smit,et al.  Experimental assessment of self-heating in SOI FinFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[24]  P. McIntyre,et al.  Thermal Properties of Ultrathin Hafnium Oxide Gate Dielectric Films , 2009, IEEE Electron Device Letters.

[25]  A. Orouji,et al.  Partially Cylindrical Fin Field-Effect Transistor: A Novel Device for Nanoscale Applications , 2010, IEEE Transactions on Device and Materials Reliability.

[26]  Maryam Shojaei Baghini,et al.  A Novel Bottom Spacer FinFET Structure for Improved Short-Channel, Power-Delay, and Thermal Performance , 2010, IEEE Transactions on Electron Devices.

[27]  U Monga,et al.  Impact of Self-Heating in SOI FinFETs on Analog Circuits and Interdie Variability , 2011, IEEE Electron Device Letters.

[28]  S. Makovejev,et al.  RF Extraction of Self-Heating Effects in FinFETs , 2011, IEEE Transactions on Electron Devices.

[29]  S. E. Jamali Mahabadi,et al.  A new partial SOI-LDMOSFET with a modified buried oxide layer for improving self-heating and breakdown voltage , 2011 .

[30]  A. De Keersgieter,et al.  On the efficiency of stress techniques in gate-last N-type bulk FinFETs , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[31]  A novel partial SOI LDMOSFET with a trench and buried P layer for breakdown voltage improvement , 2011 .

[32]  J. Kedzierski,et al.  Work-Function-Tuned TiN Metal Gate FDSOI Transistors for Subthreshold Operation , 2011, IEEE Transactions on Electron Devices.

[33]  T. Numata,et al.  Systematic understanding of self-heating effects in tri-gate nanowire MOSFETs considering device geometry and carrier transport , 2011, 2011 International Electron Devices Meeting.

[34]  Nobuyasu Beppu,et al.  Thermal-aware device design of nanoscale bulk/SOI FinFETs: Suppression of operation temperature and its variability , 2011, 2011 International Electron Devices Meeting.

[35]  M. Shrivastava,et al.  Physical Insight Toward Heat Transport and an Improved Electrothermal Modeling Framework for FinFET Architectures , 2012, IEEE Transactions on Electron Devices.

[36]  A. Brand,et al.  Is strain engineering scalable in FinFET era?: Teaching the old dog some new tricks , 2012, 2012 International Electron Devices Meeting.

[37]  K. Uchida,et al.  Experimental study of self-heating effect (SHE) in SOI MOSFETs: Accurate understanding of temperatures during AC conductance measurement, proposals of 2ω method and modified pulsed IV , 2012, 2012 International Electron Devices Meeting.

[38]  T. Liu,et al.  Effectiveness of Stressors in Aggressively Scaled FinFETs , 2012, IEEE Transactions on Electron Devices.

[39]  Ali Afzali-Kusha,et al.  Ground plane fin-shaped field effect transistor (GP-FinFET): A FinFET for low leakage power circuits , 2012 .

[40]  Kaustav Banerjee,et al.  Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[41]  Tsunaki Takahashi,et al.  Self-Heating Effects and Analog Performance Optimization of Fin-Type Field-Effect Transistors , 2013 .

[42]  S. Narasimha,et al.  Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices , 2013, 2013 Symposium on VLSI Technology.

[43]  G. Northrop,et al.  High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization , 2014, 2014 IEEE International Electron Devices Meeting.

[44]  M. Cheng,et al.  An Effective Thermal Model for FinFET Structure , 2014, IEEE Transactions on Electron Devices.

[45]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.