Expressing embedded systems verification aspects at higher abstraction level — SystemVerilog in Object Constraint Language (SVOCL)

In Model Based System Engineering (MBSE), structural and behavioral aspects of the system are modeled at higher abstraction level. However, verification aspects such as assertions based verification are generally treated at lower abstraction level, resulting in a reduced design productivity. This paper presents an approach to represent SystemVerilog assertions at higher abstraction level along with structural and behavioral aspects by proposing SVOCL (SystemVerilog in Object Constraint Language). The proposed OCL extension allows to represent verification aspects such that the minimum transformation efforts are required due to its close SystemVerilog semantics. Traffic light controller serves as a case study.

[1]  George S. Avrunin,et al.  Patterns in property specifications for finite-state verification , 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002).

[2]  Guy Gogniat,et al.  A co-design approach for embedded system modeling and code generation with UML and MARTE , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Keijo Heljanko,et al.  Efficient Model Checking of PSL Safety Properties , 2010, 2010 10th International Conference on Application of Concurrency to System Design.

[4]  Farooque Azam,et al.  Exploring the Platform for Expressing SystemVerilog Assertions in Model Based System Engineering , 2016 .

[5]  Frank P. Coyle,et al.  UML to SystemVerilog Synthesis for Embedded System Models with Support for Assertion Generation , .

[6]  Eduard Paul Enoiu,et al.  A SysML model for code correction and detection systems , 2010, The 33rd International Convention MIPRO.

[7]  Marian Adamski,et al.  Translation UML diagrams into Verilog , 2014, 2014 7th International Conference on Human System Interactions (HSI).

[8]  Muhammad Rashid,et al.  Toward the tools selection in model based system engineering for embedded systems - A systematic literature review , 2015, J. Syst. Softw..

[9]  Masahiro Fujita,et al.  On the integration of model-driven design and dynamic assertion-based verification for embedded software , 2013, J. Syst. Softw..

[10]  Frédéric Mallet,et al.  Modeling SystemVerilog Assertions using SysML and CCSL , 2015 .

[11]  Samir Ouchani,et al.  A formal verification framework for Bluespec System Verilog , 2013, Proceedings of the 2013 Forum on specification and Design Languages (FDL).

[12]  John Mullins,et al.  Model Checking of Extended OCL Constraints on UML Models in SOCLe , 2007, FMOODS.

[13]  Joost-Pieter Katoen,et al.  On a Temporal Logic for Object-Based Systems , 2000, FMOODS.

[14]  Lionel C. Briand,et al.  OCLR: A More Expressive, Pattern-Based Temporal Extension of OCL , 2014, ECMFA.

[15]  Carolyn L. Talcott,et al.  Formal Methods for Open Object-Based Distributed Systems IV , 2000, IFIP Advances in Information and Communication Technology.

[16]  Deyuan Gao,et al.  Formal verification of mixed-signal circuits using extended PSL , 2009, 2009 IEEE 8th International Conference on ASIC.

[17]  María Victoria Cengarle,et al.  Towards OCL/RT , 2002, FME.

[18]  Bahram N. Uchevler,et al.  Assertion based verification using PSL-like properties in Haskell , 2013, 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[19]  Sandro Morasca,et al.  A Dual Language Approach to the Development of Time-Critical Systems , 2005, TACoS.

[20]  Gianluca Palermo,et al.  The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems , 2014, J. Syst. Archit..

[21]  Payman Behnam,et al.  Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs , 2013, Microprocess. Microsystems.

[22]  Jun Chen,et al.  Engineering of An Assertion-based PSLSimple-Verilog Dynamic Verifier by Alternating Automata , 2008, Electron. Notes Theor. Comput. Sci..

[23]  W. Gareth J. Howells,et al.  A Model-Driven Development Approach to Mapping UML State Diagrams to Synthesizable VHDL , 2008, IEEE Transactions on Computers.