저잡음 LDO를 위한 부하 레귤레이션 보상회로 설계

This paper presents a design of load regulation compensation circuit for low noise LDO. For improved load regulation, we proposed 2-stage wide band OTA buffer between error amplifier and pass transistor. SPICE simulation results show that the proposed circuit provides 0.23 % load regulation.