Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip
暂无分享,去创建一个
Ligang Hou | Wuchen Wu | Jinhui Wang | Shuqin Geng | Wang Zhang | Wu-chen Wu | Jinhui Wang | Shuqin Geng | L. Hou | Wang Zhang
[1] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[2] Alberto L. Sangiovanni-Vincentelli,et al. Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[3] Jean C. Walrand,et al. High-performance communication networks , 1999 .
[4] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[5] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .
[6] Axel Jantsch,et al. A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[7] Lionel M. Ni,et al. A survey of wormhole routing techniques in direct networks , 1993, Computer.
[8] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[9] Radu Marculescu,et al. Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).