Compact Implementation of SHA-1 Hash Function for Mobile Trusted Module

We present a compact SHA-1 hardware architecture suitable for the Mobile Trusted Module (MTM) that requires low-area and low-power characteristics. The built-in SHA-1 engine in MTM is one of the most important circuit blocks and contributes the performance of the whole platform because it is used as key primitives supporting platform integrity and command authentication. Unlike personal computers, mobile platform have very stringent limitations with respect to available power, physical circuit area, and cost. Therefore special architecture and design methods for a compact SHA-1 hardware module are required. Our SHA-1 hardware can compute 512-bit data block using 6,812 gates on a 0.25μm CMOS process. The highest operation frequency and throughput of the proposed architecture are 114MHz and 164Mbps, which satisfies processing requirement for the mobile application.

[1]  Constantinos E. Goutis,et al.  Optimizing SHA-1 Hash Function for High Throughput with a Partial Unrolling Study , 2005, PATMOS.

[2]  Anand Raghunathan,et al.  Securing wireless data: system architecture challenges , 2002, 15th International Symposium on System Synthesis, 2002..

[3]  Odysseas G. Koufopavlou,et al.  VLSI implementation of the keyed-hash message authentication code for the wireless application protocol , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[4]  Jun Rim Choi,et al.  An efficient implementation of hash function processor for IPSEC , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[5]  Odysseas G. Koufopavlou,et al.  An ultra high speed architecture for VLSI implementation of hash functions , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[6]  W.T. Penzhorn,et al.  Cryptographic Hash Functions and Low-Power Techniques for Embedded Hardware , 2005, Proceedings of the IEEE International Symposium on Industrial Electronics, 2005. ISIE 2005..

[7]  Zhou Ning,et al.  FPGA implementation of SHA-1 algorithm , 2003, ASICON 2003.

[8]  Constantinos E. Goutis,et al.  Efficient implementation of the keyed-hash message authentication code (HMAC) using the SHA-1 hash function , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..

[9]  Zhou Tong,et al.  An efficient ASIC implementation of SHA-1 engine for TPM , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[10]  Srivaths Ravi,et al.  Securing mobile appliances: new challenges for the system designer , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[11]  Sandra Dominikus,et al.  A hardware implementation of MD4-family hash algorithms , 2002, 9th International Conference on Electronics, Circuits and Systems.