Power Optimization for Mobile MPEG-4 Video Decoder

Most compiler optimization techniques concern most about speed. In this paper, we present two high-level power/energy optimization methods for ARM-based battery-powered embedded multimedia systems, e.g. mobile phones, pocket PCs, personal multimedia systems, etc. The experiments using MPEG-4 simple profile level 0 (SP@L0) video decoder on ARM920T with two QCIF video sequences 15 fps, 24 kbps show that the proposed techniques can complement the existing speed-oriented ones to achieve lower energy/power consumption up to 13% relative to all ARM C++ optimization levels despite the 16-KB instruction and 16-KB data caches of ARM 920T core

[1]  Kristof Denolf,et al.  Cost-Efficient C-Level Design of an MPEG-4 Video Decoder , 2000, PATMOS.

[2]  Thomas Sikora,et al.  The MPEG-4 video standard verification model , 1997, IEEE Trans. Circuits Syst. Video Technol..

[3]  Francky Catthoor,et al.  Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[4]  Sven Wuytack,et al.  INTEGRATING SYSTEM-LEVEL LOW POWER METHODOLOGIES INTO A REAL-LIFE DESIGN FLOW , 2004 .

[5]  Dimitrios Soudris,et al.  Power Optimization Methdology for Multimedia Applications Implementation on Reconfigurable Platforms , 2003, PATMOS.

[6]  Mark Horowitz,et al.  Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.

[7]  Hugo De Man,et al.  System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach , 1998, J. VLSI Signal Process..

[8]  K. Ramkishor,et al.  Real time implementation of MPEG-4 video decoder on ARM7TDMI , 2001, Proceedings of 2001 International Symposium on Intelligent Multimedia, Video and Speech Processing. ISIMP 2001 (IEEE Cat. No.01EX489).