Analytical models for crosstalk excitation and propagation in VLSI circuits

The authors develop a general methodology to analyze crosstalk effects that are likely to cause errors in deep submicron high-speed circuits. They focus on crosstalk due to capacitive coupling between a pair of lines. Closed form equations are derived that quantify the severity of these effects and describe qualitatively the dependence of these effects on the values of circuit parameters, the rise/fall times of the input transitions, and the skew between the transitions. For noise propagation, they present a new way for predicting the output waveform produced by an inverter due to a nonsquare wave pulse at its input. To expedite the computation of the response of a logic gate to an input pulse, the authors have developed a novel way of modeling such gates by an equivalent inverter. The results of their analysis provide conditions that must be satisfied by a sequence of vectors used for validation of designs as well as post-manufacturing testing of devices in the presence of significant crosstalk. They present data to demonstrate accuracy of their results, including example runs of a test generator that uses these results.

[1]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[2]  Jason Cong,et al.  Interconnect design for deep submicron ICs , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  P.D. Gross,et al.  Determination of worst-case aggressor alignment for delay calculation , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[4]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Jacob A. Abraham,et al.  Automatic test pattern generation for crosstalk glitches in digital circuits , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[6]  Kjell Jeppson,et al.  Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay , 1994 .

[7]  Michel S. Nakhla,et al.  Analysis of nonuniform, frequency-dependent high-speed interconnects using numerical inversion of Laplace transform , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Jeong-Taek Kong,et al.  Methods to improve digital MOS macromodel accuracy , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Kenneth L. Shepard,et al.  Conquering Noise in Deep-Submicron Digital ICs , 1998, IEEE Des. Test Comput..

[10]  Melvin A. Breuer,et al.  Fundamental CAD algorithms , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Cecilia Metra,et al.  Sensing circuit for on-line detection of delay faults , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[12]  G. De Micheli,et al.  Crosstalk delay analysis using relative window method , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[13]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[14]  Melvin A. Breuer,et al.  Process variations and their impact on circuit operation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[15]  Y.-H. Jun,et al.  An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Muhammad Taher Abuelma'atti.  The waveform degradation in VLSI interconnections , 1990 .

[17]  Antonio Rubio,et al.  Spurious signals in digital CMOS VLSI circuits: a propagation analysis , 1992 .

[18]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[19]  Karem A. Sakallah,et al.  Analytical transient response of CMOS inverters , 1992 .

[20]  Anirudh Devgan,et al.  Efficient coupled noise estimation for on-chip interconnects , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[21]  Lawrence T. Pileggi,et al.  TACO: timing analysis with COupling , 2000, Proceedings 37th Design Automation Conference.

[22]  Ashok K. Goel.  High-speed VLSI interconnections - modeling, analysis, and simulation , 1994, Wiley series in microwave and optical engineering.

[23]  Mani Soma,et al.  Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits , 1990 .

[24]  Syed A. Rizvi.  Analyzing the tolerance and controls on critical dimensions and overlays as prescribed by the National Technology Roadmap for Semiconductors , 1997, Other Conferences.

[25]  Kenneth L. Shepard,et al.  Harmony: static noise analysis of deep submicron digital integrated circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Yu Cao,et al.  Characterization of interconnect coupling noise using in-situ delay-change curve measurements , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[27]  Antonio Rubio,et al.  Crosstalk effects between metal and polysilicon lines in CMOS integrated circuits , 1994 .

[28]  Sung-Mo Kang,et al.  Modeling and simulation of interconnection delays and crosstalks in high-speed integrated circuits , 1990 .

[29]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.

[30]  Keh-Jeng Chang,et al.  Parameterized SPICE subcircuits for multilevel interconnect modeling and simulation , 1992 .

[31]  Salim Chowdhury,et al.  An analytical method for finding the maximum crosstalk in lossless-coupled transmission lines , 1992, ICCAD.

[32]  Nicholas C. Rumin,et al.  Inverter models of CMOS gates for supply current and delay evaluation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  庄司 正一,et al.  CMOS digital circuit technology , 1988 .

[34]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[35]  R. Shrivastava,et al.  A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.

[36]  Lawrence T. Pileggi,et al.  False coupling interactions in static timing analysis , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[37]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[38]  Dennis Sylvester,et al.  On-chip cross talk noise model for deep-submicrometer ULSI interconnect , 1998 .

[39]  Dennis Sylvester,et al.  Interconnect scaling: signal integrity and performance in future high-speed CMOS designs , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[40]  David Blaauw,et al.  Driver modeling and alignment for worst-case delay noise , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[41]  Antonio Rubio,et al.  Methodology of detection of spurious signals in VLSI circuits , 1993, Proceedings ETC 93 Third European Test Conference.

[42]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[43]  Melvin A. Breuer,et al.  Analytic models for crosstalk delay and pulse analysis under non-ideal inputs , 1997, Proceedings International Test Conference 1997.

[44]  Melvin A. Breuer,et al.  Validation and test generation for oscillatory noise in VLSI interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[45]  M. Roca,et al.  Detectability of spurious signals with limited propagation in combinational circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[46]  Ishiuchi,et al.  Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .

[47]  Melvin A. Breuer,et al.  Process aggravated noise (PAN): new validation and test problems , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[48]  Kuen-Jong Lee,et al.  Built-in intermediate voltage testing for CMOS circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[49]  M. Soma,et al.  Crosstalk and transient analyses of high-speed interconnects and packages , 1991 .

[50]  C. Gordon,et al.  Estimating crosstalk in multiconductor transmission lines , 1996 .

[51]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[52]  Llanda M. Richardson,et al.  Modeling and extraction of interconnect capacitances for multilayer VLSI circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[53]  Mark Horowitz,et al.  Interconnect scaling implications for CAD , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[54]  Hiroshi Kawaguchi,et al.  Delay and noise formulas for capacitively coupled distributed RC lines , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[55]  S. Chowdhury,et al.  An analytical method for finding the maximum crosstalk in lossless-coupled transmission lines , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[56]  Yasuhiko Sasaki,et al.  Multi-aggressor relative window method for timing analysis including crosstalk delay degradation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).