A 0.55 V back-gate controlled ring VCO for ADCs in 65 nm SOTB CMOS
暂无分享,去创建一个
[1] S. Maegawa,et al. Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[2] Kuo-Hsing Cheng,et al. A 0.5-V 0.4–2.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] M. Jamal Deen,et al. Phase noise in a back-gate biased low-voltage VCO , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[4] Jaewook Kim,et al. Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Shuenn-Yuh Lee,et al. Analysis and Implementation of a 0.9-V Voltage-Controlled Oscillator With Low Phase Noise and Low Power Dissipation , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] Seok-Kyun Han,et al. A Low-Noise Four-Stage Voltage-Controlled Ring Oscillator in Deep-Submicrometer CMOS Technology , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Franziska Hoffmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .
[8] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[9] A.A. Abidi,et al. Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.
[10] Yingchieh Ho,et al. A Near-Threshold 480 MHz 78 µW All-Digital PLL With a Bootstrapped DCO , 2013, IEEE Journal of Solid-State Circuits.
[11] Beomsup Kim,et al. A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.