Low power and high speed explicit-pulsed flip-flops
暂无分享,去创建一个
Peiyi Zhao | Magdy Bayoumi | T. Darwish | M. Bayoumi | P. Zhao | T. Darwish
[1] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[2] Hiroshi Kawaguchi,et al. A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.
[3] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[4] Young-Hyun Jun,et al. Conditional-capture flip-flop for statistical power reduction , 2001 .
[5] James Tschanz,et al. Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.
[6] Krste Asanovic,et al. Load-sensitive flip-flop characterizations , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.
[7] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .