论文信息 - A 0.8ps minimum-resolution sub-exponent TDC for ADPLL in 0.13µm CMOS

A 0.8ps minimum-resolution sub-exponent TDC for ADPLL in 0.13µm CMOS

This paper presents the design of a sub-exponent time-to-digital converter (TDC) that amplifies a time residue to improve both the time resolution and measurement range. The sub-exponent TDC quantizes the fractional time difference with a cascading chain of 2×time amplifiers. A digitally self-calibrated TA circuit is developed to achieve large input range and stable gain. Simulation results show that implemented in SMIC 0.13µm CMOS, the proposed TDC can achieve a minimum resolution of 0.8ps, a measurement range of 14bits, and a power dissipation of 2mW at 60MHz.

Hao Min | Na Yan | Xiaolu Liu | Xi Tan

[1] M. Perrott,et al. An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[2] Foster F. Dai,et al. A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[3] A.A. Abidi,et al. A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[4] Poras T. Balsara,et al. 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.